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Electrical Characteristics of Ferroelectrics 
• A hysteresis loop is observed in ferroelectric 
materials when measuring polarization v. voltage
• Some parameters of interest associated with 
this loop include: 
• Coercive voltage or Field (VC/EC), is the voltage or 
electric field at which there is 0 polarization 
• Remnant Polarization (Pr+ or Pr-), is the positive or 
negative polarization of the material at 0V bias, ideally 
they are equal in magnitude 
• This observed bi-stability, even after bias is 
removed, makes these materials a popular 
candidate for non-volatile memory applications
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On State
Off State
What are FeFETs? 
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Cross-section of a completed 
n-channel FeFET
Ferroelectric Film
N+ N+
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• Ferroelectric field effect transistors 
(FeFETs), are devices comparable to 
planar MOSFETs incorporating FE 
materials 
• This material is implemented in place 
of a traditional gate dielectric (red 
layer in figure on right) 
• State-of-the-art FeFETs utilize doped-
hafnium oxide (HfO2) ferroelectrics 
for CMOS compatibility Modified from [1]
N-channel FeFET Operation 
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• Positive charge accumulates 
in channel, raises Vt
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• Channel is partially depleted, 
lowers VtFigure of Merit for FeFET-based Memory: 
- Memory Window (MW) = Vt,off - Vt,on
- Max. MW = 2*EC*FE Thickness
- Larger Memory Window is Desired 
Previous work at RIT 
• Si:HfO2 n-channel FeFETs fabricated by Joe 
McGlone and NaMLab
• A memory window of ~0.6V was observed; 
on state showed depletion-mode IV 
characteristics  
• Al:HfO2 capacitors with varying aluminum 
concentrations made by Casey Gonta and 
Josh Eschle with in-house ALD system 
• Hysteresis was observed in resulting 
devices’ PV characteristics      
6
Transfer Characteristics 
of McGlone FeFETs
show MW [1]
PV Characteristics of Eschle
FE Capacitors, show 
hysteretic behavior [3]
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Project Objectives 
Goal: To fabricate and characterize n-channel ferroelectric field-
effect transistors (FeFETs) in-house at RIT 
• Integrate McGlone/Anderson’s FeFET process flow with Eschle/Gonta’s
Al:HfO2 ALD studies to make in-house n-channel FeFET process flow/devices
• Measure IV characteristics of fabricated devices
• Investigate impact of threshold voltage adjustment implants on devices/memory window 
• Compare in-house deposited ferroelectric films to those deposited at NaMLab
in terms of observed memory window 
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Proposed n-channel FeFET Process Flow
1) RCA Clean 
2) Zero Level Lithography 
3) 10:1 BOE etch (native oxide)
4) Zero Level Etch (alignment marks)
5) Ash Resist 
6) RCA Clean 
7) Pad Oxide Growth (50nm)
8) Back Side Implant (B11, 2e15) 
9) LPCVD Nitride (150nm)
10) Level 1, “Active” Lithography
11) Dry Etch Nitride 
12) Channel Stop Implant (B11, 8e13)
13) Ash Resist 
14) RCA Clean 
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15) Field Oxide Growth (650nm)
16) Hot Phos Nitride Etch  
17) 10:1 BOE etch (Pad Oxide)
18) Kooi Oxide Growth (100nm)
19) Level 2+3 “S/D” + “N+” Lithography 
20) Source/Drain Implant (P31, 2e15)
21) Ash Resist 
22) RCA Clean 
23) S/D and backside Anneal  
24) Threshold Adjust Implant
25) RTA
26) 10:1 BOE etch (Kooi Oxide) 
27) ALD Ferroelectric Material 
28) TiN Sputter
29) RTA
30) Level 5 “Gate” Lithography 
31) Al:HfO2/TiN Etch, LAM 4600 
32) Resist Strip, Wet Bench 
33) 10:1 BOE Dip 
34) Aluminum Sputter (750nm) 
35) Level 6 “Metal” Lithography 
36) Aluminum Etch, LAM 4600  
37) Resist Strip, Wet Bench  
38) Evaporate Backside Aluminum 
39) Sinter Aluminum 
= Process Split Steps
= Skipped Steps 
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FeFET Processing Splits
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*Neg. Adjust
P31, 1e13 
Gate Stacks 
Vt Adjustments
9 Wafers Total
NaMLab HZO, TiN Cap, 
Aluminum Gate 
RIT FE Al:HfO2,
Aluminum Gate 
RIT AFE Al:HfO2, TiN
Cap, Aluminum Gate 
*No 
Adjustment
*Neg. Adjust
P31, 1e13 
No 
Adjustment
Neg. Adjust
P31, 1e13 
Pos. Adjust
B11, 1e13 
*Pos. Adjust
B11, 1e13 
RIT HfO2, 
Aluminum Gate
No 
Adjustment
NaMLab Al:HfO2, TiN
Cap, Aluminum Gate 
No 
Adjustment
* Denotes Wafers that are still in process 
Threshold Adjustment Implant, Split Step 
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Vt Adjust - Multiple Process Splits
Ferroelectric Film
4/16/2019
Kooi Oxide
Modified from [1]
N+ N+
Gate Stack Deposition, Split Step
1137TH ANNUAL MICROELECTRONIC ENGINEERING CONFERENCE
Ferroelectric Film
Various Processing Splits for Gate Stack 
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N+ N+
Modified from [1]
Final Device Cross-section
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N+ N+
Ferroelectric Film
Modified from [1]
Cross-section of completed n-
channel FeFET
Microscope Images of Fabricated Devices 
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Mask designed by Joe McGlone 
Capture of MFIS Capacitor Array 
Capture of FeFET Array 
100X Image of FeFET with 
channel length and width of 
3µm and 6µm, respectively 
Gate 
Source Drain 
Dielectric 
Width 
Channel Width 
Initial Results, Gate Control with Leakage 
• Transfer curve shows 
“transistor-like” behavior
• Difference between off- and 
on-state current levels is only 
a factor of ~10
• Off-state leakage current is 
high, µA range 
• Channel resistance appears 
quite large 
4/16/2019 37TH ANNUAL MICROELECTRONIC ENGINEERING CONFERENCE 14
4/16/2019 37TH ANNUAL MICROELECTRONIC ENGINEERING CONFERENCE 15
Off-state Leakage Investigation 
• Wafer type was first verified 
using “hot-probe” 
methodology 
• Wafer mapping was 
performed to determine 
whether leakage was 
localized 
• Parasitic IV characteristics 
were measured between 
drain and source and 
source/drain terminals of 
adjacent devices 
• The latter suggests improper 
n-type junction formation in 
source/drain regions 
Proposed Plan to Revive Devices 
• Etch the aluminum off of one device wafer and expose it to a monolayer doping (MLD) source 
• This may provide for a new self-aligned process for doping source/drain regions 
• Redeposit aluminum and pattern as before, sinter
• Retest transistors and examine the off-state leakage 
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Ferroelectric Film
MLD Chemistry for n-type Doping 
Ferroelectric film and Field 
Oxide are resistant to MLD 
chemistry 
P-type substrate
Suspected Current Device 
Initial Results, Ferroelectricity 
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MW ~ 0.15V
• 2 of 3 FE samples fabricated 
at RIT demonstrate 
ferroelectricity in transfer 
characteristics 
• Threshold adjustment 
implant appears to shift 
memory window without 
degrading it
• NaMLab memory window is 
comparable with opposite 
charging effects, possibly anti-
ferroelectric 
MW ~ 0.17V
MW ~ 0.11V Legend:
= VGS Pulse 5V, 10ms
= VGS Pulse -5V, 10ms
Initial Results, Vt Adjustment Implants 
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**Theoretical threshold shifts were obtained through the following equation:
∆𝑉𝑉𝑡𝑡 = 𝑞𝑞 ∗ 𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐶𝐶𝑜𝑜𝑜𝑜 • Al:HfO2 relative permittivity from [2] usedfor computation• Thickness of deposited Al:HfO2 measured
with VASE
*Threshold Voltage was experimentally extracted by finding the intersection of 
two extrapolated linear lines for each devices’ on- and off-state currents 
(shown in figure)
Vt Implant 
Conditions
*Extracted Vt (V) Shift from 
Control (V)
**Theoretical 
Shift (V)
B11 Implant, 
1e13
~+1.65 +1.20 +0.78
P31 Implant, 
1e13
~-0.7 -1.15 -0.78Extracted Vt for 
control ~0.45V
Discrepancies in theoretical shifts and
experimental shifts can be attributed to:
• Different permittivity of deposited film
than that in [2]
• Oxide charges
Conclusions
• Improper source/drain formation is a strong candidate for the off-state leakage 
observed in fabricated FeFETs
• Improper formation could be the result of:
• Junction spiking (not likely, but should be confirmed) 
• Improper dose processing (number of ions implanted) 
• Ion interference
• Ferroelectricity has been demonstrated in 2 of 3 samples fabricated at RIT 
• Threshold adjustment was observed to have negligible impact on memory 
window 
• Extracted threshold voltage shifts differ from those theoretically predicted on 
threshold adjusted wafers, but they appear to have worked accordingly
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Future Work 
• Integration of more advanced CMOS processing techniques 
such as: 
• Monolayer doping (MLD), process for this has been established at 
RIT and it would allow for self-aligned gates as well 
• Low-temperature silicide formation, has also been demonstrated 
at RIT 
• Ferroelectric film deposition at RIT paves the way for 
additional device architectures including:
• Ferroelectric tunnel junctions (FTJs)
• Negative-capacitance field-effect transistors (NC-FETs)
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